

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

2  
1002-043458  
01/09/02  
11/09/02

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10043458	01/09/2002	716		2825	<i>Hallot</i>

\*\*APPLICANTS: Teng Chin-Chi; Dai Wei-Jin;

\*\*CONTINUING DATA VERIFIED:

BEST AVAILABLE COPY

\*\* FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input checked="" type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiners's initials		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no
ATTORNEY DOCKET NO SILI 2282		
TITLE : Clock tree synthesis for a hierarchically partitioned IC layout		

U.S.DEP.T. OF COMM./PAT. & TM-PTO-436L(Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		DRAWING		
Amount Due	Date Paid	Sheets Drwg.	Figs.Drwg.	Print Fig.
TERMINAL		Primary Examiner		
DISCLAIMER		PREPARED FOR ISSUE		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:  DISK (CRF)  CD-ROM  
(Attached in pocket on right inside flap)